For a Mealy state machine vs a Moore state machine, the key behavioural difference is which?
AMoore needs no clock signal in any case ever ever
BMealy asynchronous, Moore synchronous, always so
CMealy has no state register at any point at all
DMealy: f(state,input); Moore: f(state) only
Answer & Solution
Correct answer: D. Mealy: f(state,input); Moore: f(state) only
Moore: outputs = f(state) only, change at clock edge. Mealy: outputs = f(state, input), can change asynchronously with input. Mealy often uses fewer states for same FSM.
Related questions
In Verilog HDL, the difference between `always @(*)` and `always @(posedge clk)` blocks isFor a synchronous counter with N flip-flops, the maximum count modulus is which value?A CMOS inverter's static power dissipation is dominated by which mechanism in modern deep-The HAZARD called a 'static-1 hazard' in combinational logic refers to which?The Quine-McCluskey method differs from K-map minimisation primarily by which feature?A SRAM cell typically uses how many MOSFETs per stored bit in the standard 6T topology?A Karnaugh map of n variables has how many cells, and adjacent cells differ in which way?For a synchronous D flip-flop, the SETUP TIME requirement specifies which constraint?