For a synchronous D flip-flop, the SETUP TIME requirement specifies which constraint?
AD toggles on every active clock edge always
BD may change anytime after the clock edge
CD = 1 only at the clock edge always
DD stable at least t_setup before clock edge
Answer & Solution
Correct answer: D. D stable at least t_setup before clock edge
Setup: D stable t_setup before active clock edge. Hold: D stable t_hold after the edge. Violating either causes metastability + wrong sampled value.
Related questions
In Verilog HDL, the difference between `always @(*)` and `always @(posedge clk)` blocks isFor a synchronous counter with N flip-flops, the maximum count modulus is which value?A CMOS inverter's static power dissipation is dominated by which mechanism in modern deep-For a Mealy state machine vs a Moore state machine, the key behavioural difference is whicThe HAZARD called a 'static-1 hazard' in combinational logic refers to which?The Quine-McCluskey method differs from K-map minimisation primarily by which feature?A SRAM cell typically uses how many MOSFETs per stored bit in the standard 6T topology?A Karnaugh map of n variables has how many cells, and adjacent cells differ in which way?