A SRAM cell typically uses how many MOSFETs per stored bit in the standard 6T topology?
A6 transistors (two inverters + two access)
B4 transistors only in any topology variant
C2 transistors plus a single storage capacitor
D8 transistors with one polysilicon resistor
Answer & Solution
Correct answer: A. 6 transistors (two inverters + two access)
6T SRAM: two CMOS inverters cross-coupled (4 MOSFETs) plus 2 access NMOS gated by word line. Reads + writes via complementary bit lines. DRAM uses 1T1C.
Related questions
In Verilog HDL, the difference between `always @(*)` and `always @(posedge clk)` blocks isFor a synchronous counter with N flip-flops, the maximum count modulus is which value?A CMOS inverter's static power dissipation is dominated by which mechanism in modern deep-For a Mealy state machine vs a Moore state machine, the key behavioural difference is whicThe HAZARD called a 'static-1 hazard' in combinational logic refers to which?The Quine-McCluskey method differs from K-map minimisation primarily by which feature?A Karnaugh map of n variables has how many cells, and adjacent cells differ in which way?For a synchronous D flip-flop, the SETUP TIME requirement specifies which constraint?